

Docket No. 0437-A-262

INVENTORS:	Vadim V. Ivanov	David R. Baum
ADDRESSES:	5195 S. Freeman Road Tucson, Arizona 85747	2305 East 19th Street Tucson, Arizona 85719
CITIZENSHIP:	Russia	USA

OVER-CURRENT PROTECTION CIRCUIT AND METHOD

BACKGROUND OF THE INVENTION

The present invention relates generally to over-current protection circuits, which also are referred to herein as current limit circuits. More particularly, the present invention relates to an adjustable over-current protection circuit which achieves a fast response time and a high degree of accuracy despite large manufacturing process variations and despite large chip operating temperature variations, without use of a sense resistor or a separate external adjustment terminal.

Many electronic circuits include components which limit output current of the circuit to protect output transistors and/or other circuit components, such as load circuits driven by output transistors of the electronic circuits, from excessive output currents. Power amplifiers for driving low resistance loads usually include over-current protection circuitry to prevent the power amplifiers, especially output transistors therein, from being damaged by an overload current caused by a short-circuit of the amplifier output. Various techniques have been used to sense and limit output currents of various circuits and to protect output transistors from excessive output currents, i.e., from over-currents. These methods are used primarily in two classes of protection

circuits: 1) those including a sense resistor to sense current in an output transistor, and 2) those which do not include such a sense resistor.

The first class of protection circuits, those with a sense resistor, conventionally place a small value resistor in the current path of the output transistor to sense the output current therein. For relatively large values of output transistor current, the voltage drop across the sense resistor reduces the available "headroom", i.e., the available voltage range or available voltage swing of signals such as the output signal of the electronic circuit. Also, the increased temperatures caused by power dissipation in the sense resistor can become excessive and cause damage to output transistors or other circuitry that is sensitive to high temperatures.

A prior art example of the first class of protection circuits is shown in Fig. 1, wherein protection circuit 10 senses the output current flowing through two sense resistors Rsc1 and Rsc2 by measuring the voltage across each of them. When the voltage across either Rsc1 or Rsc2 exceeds the base-to-emitter voltage (V_{be}) of transistor Q3 or Q4, the current through transistor Q1 or transistor Q2, respectively, is limited and the output current therefore is also limited. For example, when the current through Rsc1 exceeds the base-to-emitter voltage of transistor Q3, then transistor Q3 "robs" base current from transistor Q1. This limits the current through resistor Rsc1 and hence through transistor Q1, and thereby protects output transistor Q1 and also limits the output current. The current through output transistor Q2 is limited in a similar way. The current limit value is determined by the values of Rsc1 and Rsc2, and because it Rsc1 and Rsc2 are fixed resistors, the current limit of the protection circuit must also be fixed, or there must be external terminals through which Rsc1 and Rsc2 may be adjusted. The current flowing through Rsc1 and Rsc2 causes those resistors to dissipate power and increase temperatures of nearby components on the integrated circuit chip. The tolerance of the current limit is no more accurate

than the V_{be} (base-to-emitter voltage) voltage of Q3 or the V_{be} voltage of Q4. Because of the large tolerances, and because the V_{be} of each of the transistors changes with temperature, the output current protection (or current limit value) is undesirably imprecise.

U.S. patent 5,739,712 by Fujii (April, 1998) discloses a number of other similar over-current protection schemes.

Protection circuits in the second class do not directly limit the current, but instead usually rely on a feedback circuit to control the current limit. An example of the second class of protection circuits is disclosed in U.S. Patent 5,519,310 to Bartlett (May 1996), titled "Voltage-to-Current Converter Without Series Resistor." Referring to Fig. 2 herein, which is a reproduction of Fig. 3 of the Bartlett patent, the output current I_{out} of voltage-to-current converter circuit 12 is controlled by adjusting the current flowing through transistor M1. The differential amplifier OA2 compares the voltage across transistor M1 to a voltage between transistors M2 and M5, and adjusts the gate voltage of transistor M5 accordingly. The current flowing through transistors M3 and M5 is mirrored through transistor M4 and resistor R1. This mirrored current creates a feedback voltage V_F voltage across resistor R1. The feedback voltage V_F is compared with an input voltage V_{in} by differential amplifier OA1, which adjusts the gate voltage of M1 so as to increase I_{out} enough to force the voltage across resistor R1 to be equal to V_{in} . This causes I_{out} to be proportional to the current through resistor R1 and hence to V_{in} . However, the feedback delay in limiting the output current I_{out} may allow it to exceed the current desired to be established by V_{in} , and thereby cause chip overheating and damage to the output transistor M1 and other circuit components. The feedback delay also slows the overall response of a system including the circuit of Fig. 2.

Thus, there is an unmet need for an improved over-current protection circuit that does not

dissipate excessive power and raise chip temperature, does not reduce operating voltage "head room", and does not cause substantial signal propagation delay.

11/11/2011 11:11:11 AM

SUMMARY OF THE INVENTION

It is an object of the present invention to provide an over-current protection circuit which achieves a higher degree of accuracy than previous protection circuits.

It is another object of the present invention to provide an over-current protection
5 technique which more reliably protects output transistors of integrated circuits than previous techniques.

It is another object of the present invention to provide an over-current protection circuit or current limit protection circuit having faster response times than the closest prior art.

It is another object of the invention to provide an over-current protection circuit or a
10 current limit circuit for protecting output transistors of integrated circuits which is adjustable over a wide range.

It is another object of the invention to provide an over-current protection circuit or a
15 current limit protection circuit with high accuracy over large chip temperature variations and large manufacturing process variations.

It is also an object of the invention to provide a method of current control which can have
20 symmetrical positive and negative current limits with a high degree of accuracy.

It is another object of the present invention to provide an over-current protection circuit in
amplifier circuitry or output driver circuitry which drives a load circuit so as to provide a wide
range of adjustability of output limit currents.

It is another object of the present invention to provide an over-current protection circuit
25 which drives a load circuit so as to provide "on the fly" adjustability of output limit currents supplied to the wide range of load circuits.

Briefly described, and in accordance with one embodiment, the present invention provides a method and apparatus for directly limiting the output current of an over-current protection circuit in an electronic device without being subject to the delays caused by feedback loops. By directly limiting the voltage at the gate of the output transistor of the over-current protection circuit to a maximum voltage value, the current through the output transistor is correspondingly limited. By generating the maximum voltage value in reference to a current which is representative of the maximum current desired for the over-current protection circuit, the desired over-current protection is accurately achieved.

In one embodiment of the invention, an over-current protection circuit is provided having an output transistor, the gate of which is driven by an input voltage that controls the current flowing through the output transistor. When the input voltage goes beyond a voltage limit, a voltage clamp circuit maintains the gate voltage of the output transistor at the voltage limit until the input voltage is no longer beyond the voltage limit. The voltage limit is generated in response to a current which is representative of the desired maximum current through the output transistor. According to another embodiment of the invention, the voltage clamp includes an amplifier circuit to increase the accuracy of a clamp which limits the gate voltage driving the output transistor so as to provide a "hard", rather than "soft" limiting of the output current of the amplifier circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a prior art output circuit that includes over-current protection circuitry including output current sense resistors.

Fig. 2 is a schematic diagram of a prior art voltage-to-current converter that accomplishes over-current protection by using a feedback loop rather than a current sense resistor.

Fig. 3 is an overall block diagram of an over-current protection circuit according to the present invention.

Fig. 4 is a schematic diagram of a basic voltage clamp, configured for sourcing current, which may be used in the over-current protection circuit of Fig. 3.

Fig. 5 is a schematic diagram of a basic voltage clamp, configured for sinking current, which may be used in an over-current protection circuit that is a mirror image of the one shown in Fig. 3.

Fig. 6 is a schematic diagram of a voltage clamp similar to the voltage clamp of Fig. 4 and further including amplifier circuitry to produce a "hard" output current limit.

Fig. 7 is a schematic diagram of an over-current protection circuit including an output transistor, a voltage clamp, and an I_{LIMIT}/n to V_{LIMIT} converter.

Fig. 7A is a graph illustrating the "soft limit" achieved by the circuit of Fig. 4 and the "hard limit" achieved by the circuit of Fig. 6.

Fig. 8 is a schematic diagram of a preferred embodiment of an over-current protection circuit.

Fig. 9 is a block diagram of an amplifier with an over-current protection circuit.

Fig. 10 is a schematic diagram of a voltage regulator circuit including an amplifier with an over-current protection circuit.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 3 illustrates a block diagram of an over-current protection circuit 14 including a P-channel output transistor MP, a voltage clamp circuit 18, and an I_{LIMIT}/n to V_{LIMIT} converter circuit 20. Output transistor MP has its source connected to V_{DD} its drain connected to an output conductor 11 on which an output voltage V_{out} is produced, and its drain connected by conductor 19 to a voltage $V_{gatedrive}$. $V_{gatedrive}$ also is applied to an input of voltage clamp circuit 18. V_{out} is fed back to I_{LIMIT}/n -to- V_{LIMIT} converter circuit 20, which converts a current limit control signal I_{LIMIT}/n flowing out of terminal 17 to the limit voltage V_{LIMIT} on conductor 21. V_{LIMIT} is applied as an input to voltage clamp circuit 18. Typically, $V_{gatedrive}$ is provided by a previous amplifier stage of the device. This device can be part of an operational amplifier, a low dropout voltage regulator, or a bridge circuit. The current limit control signal I_{LIMIT}/n can be provided by any suitable circuit, for example, by a current DAC (digital-to-analog converter) has indicated and dashed lines.

Fig. 4 illustrates one implementation of voltage clamp circuit 18 of Fig. 3 and its connection to output transistor MP. The drain of output transistor MP is connected to V_{out} by output conductor 11, its source is connected to V_{DD} , and its gate is connected to $V_{gatedrive}$ by conductor 19 and to the emitter of an NPN transistor Q2. The collector of transistor Q2 is connected to V_{DD} and its base is connected to the base and collector of a diode-connected NPN transistor Q1 and one terminal of a constant current source I1. The emitter of transistor Q1 is connected to V_{LIMIT} by conductor 21. This embodiment of the voltage clamp 18 and output transistor MP functions as a current source, supplying an output current flowing out of conductor 11. Voltage clamp circuit 18 functions to effectively "clamp" the voltage of gate of the output transistor 16 so as to limit $V_{gatedrive}$ to values equal to or above V_{LIMIT} . If $V_{gatedrive}$ is above

V_{LIMIT} , then transistor Q2 is off, so all of the bias current I1 flows through transistor Q1.

However, if $V_{gatedrive}$ begins to go below V_{LIMIT} , then transistor Q2 begins to turn on rapidly with respect to further decreases in $V_{gatedrive}$, and thereby "clamps" $V_{gatedrive}$ at V_{LIMIT} .

Similarly, Fig. 5 illustrates a mirror image implementation of voltage clamp circuit 18 of Fig. 3 and its connection to N-channel output transistor MN, wherein transistors Q1 and Q2 are PNP transistors. The voltage clamp circuit 18 of Fig. 5 functions as a current sink, sinking an external output current flowing into output conductor 11. In Fig. 5, voltage clamp circuit 18 functions to effectively "clamp" the voltage of gate of the output transistor MN so as to limit $V_{gatedrive}$ to values below or equal to V_{LIMIT} . If $V_{gatedrive}$ is below V_{LIMIT} , then transistor Q2 is off, so all of the bias current I1 flows through transistor Q1. However, if $V_{gatedrive}$ begins to go above V_{LIMIT} , then transistor Q2 begins to turn on rapidly with respect to further increases in $V_{gatedrive}$, and thereby "clamps" $V_{gatedrive}$ at V_{LIMIT} volts.

Fig. 6 discloses an improved embodiment of the voltage clamp circuit 18 of Fig. 4 which produces a more linear and more "solid" or "hard" clamping of $V_{gatedrive}$ to V_{LIMIT} . Because the circuits shown in Figs. 4 and 5 may suffer from non-linearities caused by changes in the base-to-emitter voltage V_{be} of each of transistors Q1 and Q2, a feedback amplifier is included to improve the precision with which the voltage clamp circuit 18 clamps in the $V_{gatedrive}$ voltage to the V_{LIMIT} voltage. By including the feedback amplifier circuit formed by additional transistors M1, M2, M3 and Q3, the non-linearities caused by the variation in the V_{be} voltages of Q1 and Q2 in response to changes in the currents through them are reduced. The emitter and base of NPN transistor Q3 are connected by conductors 21 and 13 to the emitter and base, respectively, of transistor Q1. P-channel transistor M1 has its source connected to V_{DD} . The gate and drain of transistor M1 are connected to the collector of NPN transistor Q3. The gate of transistor M1 is

connected to the gate of P-channel transistor M2, the source of which is connected to V_{DD} . The drain of transistor M2 is connected to the collector of transistor Q2 and the gate of P-channel transistor M3, the source of which is connected to V_{DD} . The drain of transistor M3 is connected to a circuit providing $V_{gatedrive}$ by conductor 19.

5 Still referring to Fig. 6, perhaps the operation of the amplifier M1, M2, M3, Q3 in clamp circuit 18 can be best understood by comparing its operation with that of the clamp circuit 18 of Fig. 4. Referring to Fig. 4, if the voltage $V_{gatedrive}$ starts going below V_{LIMIT} , then transistor Q2 begins turning on harder than transistor Q1, and more of the constant current I1 goes into the base of transistor Q2 and less goes into the base of transistor Q1. If $V_{gatedrive}$ goes still lower, and all of the current I1 flows into the base of transistor Q2, and if $V_{gatedrive}$ goes even lower, then there is no more limiting of the current through output transistor MP, because transistor Q2 can provide no further current into the circuit (not shown) pulling $V_{gatedrive}$ lower. Therefore, there is nothing to resist $V_{gatedrive}$ from going still lower, and therefore nothing to prevent the gate-to-source turn on voltage of transistor MP from further increasing and causing transistor MP to deliver more output current. Consequently, the voltage clamp circuit of Fig. 4 no longer functions as a voltage clamp. (This situation can readily occur if the clamp circuit of Fig. 4 is included in an operational amplifier driving a load which demands a large amount of output current from the operational amplifier while feedback circuitry causes $V_{gatedrive}$ to be a very strong signal.) Curves Y of the graph of subsequently described Fig. 7A illustrate the gradual
10
15
20 "soft" current limit established by the clamp circuit of Fig. 4.

However, adding the amplifier Q3, M1, M2, M3 in Fig. 6 solves the "softness" problem that occurs in the clamp circuit of Fig. 4 when current source I1 supplies all of its current into the base of transistor Q2, because the amplifier Q3, M1, M2, M3 operates to continue to supply

current through transistor M3 to a circuit which is producing $V_{gatedrive}$. As $V_{gatedrive}$ goes lower, the voltage on the base of transistor Q2, and hence also on the base of transistor Q3, is pulled lower, tending to turn off transistor Q3. This reduces the current through diode-connected load transistor M1 and hence also reduces the corresponding amount of current mirrored through transistor M2. That lowers the voltage on the gate of transistor M3, turning it on harder, resulting in additional current flowing from the drain of transistor M3 into conductor 19 and into the circuit generating $V_{gatedrive}$. Curves X of the graph of Fig. 7A show the "hard limit" produced by the clamp circuit of Fig. 6 as a result of including the amplifier Q3, M1, M2, M3.

The above described amplifier circuit and voltage clamp circuit 18 of Fig. 6 allow reduction in the amount of chip area required for transistor Q1, and allow the amount of current supplied by current source I1 to be decreased. The amplifier circuit Q3, M1, M2, M3 nevertheless permits the signal $V_{gatedrive}$, and thus the output current I_{out} through the output transistor 16, to be directly limited by the value of V_{LIMIT} . Similar amplifier circuitry (not shown) to that of Fig. 6 may of course be provided for the current sinking voltage clamp circuit of Fig. 5.

Referring to Fig. 7, the value of V_{LIMIT} is generated by I_{LIMIT}/n to V_{LIMIT} converter circuit 20, which includes a P-channel sense transistor MPS and an operational amplifier 22 having its output connected by conductor 21 to the gate of a sense transistor MPS. The (-) of amplifier 22 is connected by output conductor 11 to receive the output voltage V_{out} , and its (+) input is connected by conductor 17 to the drain of sense transistor MPS, the source of which is connected to V_{DD} . The other circuitry in Fig. 7 is connected the same as in Fig. 6.

Still referring to Fig. 7, a scaled-by-n value of the desired output limit current I_{LIMIT}/n flows through sense transistor MPS. The drain voltage of sense transistor MPS is kept equal to the output voltage V_{out} by the feedback circuitry including operational amplifier 22. The gate

voltage of sense transistor MPS is the desired limit voltage V_{LIMIT} , which is determined as indicated in the equations set forth below. The ratio of the maximum output current I_{out} to I_{LIMIT} is therefore equal to the ratio of the W/L ratios of the output transistor MP to that of sense transistor MPS.

5 The drain current of transistor MPS in its forward active region is:

$$\text{Eq. (1)} \quad I_{DMPS} = \left\{ \frac{\mu C_{ox} W_{MPS}}{2 L_{MPS}} \right\} (V_{GSMPS} - V_t)^2 (1 + \lambda V_{DSMPS})$$

where:

W_{MPS} = channel width of transistor MPS

L_{MPS} = channel length of transistor MPS

V_{GSMPS} = gate-to-source voltage of transistor MPS

V_{DSMPS} = drain-to-source voltage of transistor MPS.

Re-arranging terms:

$$\text{Eq. (2)} \quad (V_{GSMPS} - V_t)^2 = \frac{I_{DMPS}}{\left\{ \frac{\mu C_{ox} W_{MPS}}{2 L_{MPS}} \right\} (1 + \lambda V_{DSMPS})}$$

Further re-arranging of terms results in:

$$\text{Eq. (3)} \quad (V_{GSMPS} - V_t)^2 = \frac{2 I_{DMPS} L_{MPS}}{(\mu C_{ox} W_{MPS}) (1 + \lambda V_{DSMPS})}$$

Solving for V_{GSMPS} results in:

$$\text{Eq. (4)} \quad V_{\text{GSMP}} = \text{SQRT} \left\{ \frac{2 I_{\text{DMPS}} L_{\text{MPS}}}{(\mu C_{\text{ox}} W_{\text{MPS}}) (1 + \lambda V_{\text{DSMP}})} \right\} + V_t$$

A similar derivation of V_{GSMP} results in:

$$\text{Eq. (5)} \quad V_{\text{GSMP}} = \text{SQRT} \left\{ \frac{2 I_{\text{DMP}} L_{\text{MP}}}{(\mu C_{\text{ox}} W_{\text{MP}}) (1 + \lambda V_{\text{DSMP}})} \right\} + V_t$$

The feedback provided by operational amplifier 22 in Fig. 7 ensures that:

$$\text{Eq. (6)} \quad V_{\text{DSMP}} = V_{\text{DSMP}}$$

The channel lengths of transistors MP and MPS are set equal, so:

$$\text{Eq. (7)} \quad L_{\text{MP}} = L_{\text{MPS}}$$

Since under current limit conditions, both transistors MP and MPS will have the same gate-to-source voltage:

$$\text{Eq. (8)} \quad V_{\text{GSMP}} = V_{\text{GSMP}}$$

Therefore, above equations (5) and (6) can be set equal, resulting in the following equation:

Eq. (9)

$$\text{SQRT} \left\{ \frac{2 I_{\text{DMP}} L_{\text{MP}}}{(\mu C_{\text{ox}} W_{\text{MP}}) (1 + \lambda V_{\text{DSMP}})} \right\} + V_t = \text{SQRT} \left\{ \frac{2 I_{\text{DMPS}} L_{\text{MPS}}}{(\mu C_{\text{ox}} W_{\text{MPS}}) (1 + \lambda V_{\text{DSMPS}})} \right\} + V_t,$$

5 wherein SQRT {X} means the square root of X.

Then:

Eq. (10)

$$\text{SQRT} \left\{ \frac{2 I_{\text{DMP}} L_{\text{MP}}}{(\mu C_{\text{ox}} W_{\text{MP}}) (1 + \lambda V_{\text{DSMP}})} \right\} = \text{SQRT} \left\{ \frac{2 I_{\text{DMPS}} L_{\text{MPS}}}{(\mu C_{\text{ox}} W_{\text{MPS}}) (1 + \lambda V_{\text{DSMPS}})} \right\}$$

Then:

$$\text{Eq. (11)} \quad \frac{2 I_{\text{DMP}} L_{\text{MP}}}{(\mu C_{\text{ox}} W_{\text{MP}}) (1 + \lambda V_{\text{DSMP}})} = \frac{2 I_{\text{DMPS}} L_{\text{MPS}}}{(\mu C_{\text{ox}} W_{\text{MPS}}) (1 + \lambda V_{\text{DSMPS}})}$$

15 Since $L_{\text{MP}} = L_{\text{PS}}$ and $V_{\text{DSMP}} = V_{\text{DSMPS}}$, then:

$$\text{Eq. (12)} \quad \frac{I_{\text{DMP}}}{W_{\text{MP}}} = \frac{I_{\text{DMPS}}}{W_{\text{MPS}}}$$

Solving:

$$\text{Eq. (13)} \quad I_{\text{DMP}} = I_{\text{DMPS}} - \frac{W_{\text{MP}}}{W_{\text{MPS}}}$$

Therefore, the maximum current through output transistor MP can be set by the ratio of the channel width's of transistors MP and MPS. If $W_{MPS} = W$, $W_{MP} = nW$, where n is the ratio between the channel widths of output transistor MP and sense transistor MPS, and if:

$$\text{Eq. (14)} \quad I_{DMP} = I_{limit},$$

5 then:

$$\text{Eq. (15)} \quad I_{limit} = I_{DMPS} \times \frac{W \times n}{W}$$

and:

$$\text{Eq. (16)} \quad I_{limit} = n \times I_{DMPS}$$

Therefore, the drain current of transistor MPS is equal to I_{LIMIT}/n , as shown in Fig. 7.

Therefore, the maximum current through output transistor MP may be set by the ratio of the width of the output transistor MP to the width of the sense transistor MPS. In other words, by adjusting the widths of the channels for either the output transistor MP, or the sense transistor MPS, the range of the allowable maximum output current may be accurately selected.

The feedback from V_{out} through amplifier 22 causes V_{LIMIT} to be a function of V_{out} , so V_{LIMIT} is a function of both I_{LIMIT}/n and V_{out} , which is another important advantage of the

invention.

Therefore, the maximum output current limit for a particular operating condition can be easily established by selecting the value of I_{LIMIT}/n drawn out of terminal 17. This is an important advantage, because it allows an amplifier or voltage regulator in which the over-current protection circuit 24 is incorporated to be readily adapted to drive a wide variety of load circuits having input current limitations. In fact, by providing a current DAC (current digital-to-analog converter) as shown by dashed lines in Fig. 3 to draw out of conductor 17, the current limit through output transistor MP can be adjusted "on-the-fly".

Fig. 7A is a graph useful in comparing the voltage clamping performance of the clamp circuits of Fig. 5 and Fig. 6. The graph shows two sets of curves, curves X and curves Y. Curves X are for the clamp circuit of Fig. 6, and curves Y are for the clamp circuit of Fig. 5. To obtain curves X, a 1 kilohm resistor 40 is connected between conductor 19 and conductor 41 in the clamp circuit 18 of Fig. 6, as indicated in dashed lines. The voltage V41 is swept from zero volts to 16 volts, along the horizontal axis of Fig. 7A for five different values of I_{LIMIT}/n to produce the curves A, C, E, G, and J which constitute the set of curves X. The upper portions of curves A, C, E, G, and J have a slope of nearly zero. This indicates that the values of the output current I_{out} are clamped at constant limit currents irrespective of the values of V41 and $V_{gatedrive}$ for each different value of I_{LIMIT}/n , respectively, for the clamp circuit 18 of Fig. 6. This occurs because transistor M3 supplies any additional current into conductor 19 that is required to clamp $V_{gatedrive}$ to V_{LIMIT} but is not supplied by transistor Q2 and therefore limit I_{out} to a level determined by I_{LIMIT}/n .

The provision of transistor M3 to provide the excess current into conductor 19 allows the current source I1 and transistor Q2 to be much smaller than otherwise would be required, and

permits transistor Q2 to remain in linear operation, providing a much more linear clamp circuit.

To obtain curves Y in Fig. 7A, a 1 kilohm resistor 40 is connected between conductor 19 and conductor 41 in the clamp circuit 18 of Fig. 5, as indicated in dashed lines. The voltage V41 is swept from zero volts to 16 volts, along the horizontal axis of Fig. 7A for five different values of I_{LIMIT}/n to produce the curves B, D, F, H, and K which constitute the set of curves Y. The upper portions of curves B, D, F, H, and K have a slope of substantially greater than zero. This indicates that the values of the output current I_{out} are "clamped" at limit current values which vary substantially as a function of V41 and $V_{gatedrive}$ for each different value of I_{LIMIT}/n , respectively, for the clamp circuit 18 of Fig. 5. The clamp circuit of Fig. 5 is much less linear with respect to $V_{gatedrive}$ than the clamp circuit of Fig. 6.

The size of transistor Q2 and the size of current source I1 must be quite large in order to supply enough base current to enable transistor Q2 to reliably clamp $V_{gatedrive}$ to V_{LIMIT} , as would be required to prevent damage to transistor MN during an overcurrent condition.

Thus, the clamp circuit of Fig. 6 is the better clamp circuit, because it does not allow $V_{gatedrive}$ to go below the set value of V_{LIMIT} .

Fig. 8 merely illustrates a specific implementation of an output current protection circuit 24, and also including an implementation of the operational amplifier 22 shown in Fig. 7.

Referring to Fig. 9, an operational amplifier 26 includes a differential input stage 26A including a pair of differentially connected P-channel input transistors M8 and M9 having their sources connected to a tail current source I. The drains of transistors M8 and M9 are connected to a folded cascode circuit 26B. A similar pair of differentially connected N-channel input transistors (not shown) having their gates connected to the gates of transistors M8 and M9, respectively, and their drains connected to the sources of folded cascode transistors M12 in M13,

respectively, would usually be provided, but are omitted for convenience of illustration. The output conductors 19 and 19A of folded cascode circuit 26B are coupled to the terminals of a conventional class AB control circuit 27.

In accordance with present invention, conductor 19 also is connected to one terminal of over-current protection circuit 24 and to the gate of an N-channel output pull up transistor MP having its drain connected to output conductor 11, wherein over-current protection circuit 24 and pull up transistor MP together can be essentially the same as the circuit 24 shown in Fig. 7. Conductor 19A is connected to one terminal of an over-current protection circuit 24A and the gate of an N-channel output pulldown transistor MN having its drains connected to output conductor 11. Over-current protection circuit 24A can be a mirror image over-current protection circuit 24 except that in circuit 24A the P-channel transistors of circuit 24 are replaced by N-channel transistors, the NPN transistors are replaced by PNP transistors, and the supply voltage conductor V_{DD} in circuit 24 is replaced by ground.

Referring to Fig. 10, in accordance with one embodiment of the invention, a low drop out voltage regulator 30 includes over-current protection circuitry including I_{LIMIT}/n to V_{LIMIT} converter circuit 20 and voltage clamp circuit 18 as described above, with P channel output transistor MP functioning as the output transistor of the voltage regulator 30. The voltage V_{gate} on conductor 19 is produced by an operational amplifier 31 having its (-) input coupled to the (+) terminal of a reference voltage circuit having its (-) terminal connected to ground and producing a constant reference voltage V_{REF} . The drain of output transistor MP is connected by conductor 11 to one terminal of a resistor R2, the other terminal of which is connected by conductor 33 to the (+) input of operational amplifier 31 and to one terminal of a resistor R3. The other terminal of resistor R3 is connected to ground. Terminal 17 of I_{LIMIT}/n to

V_{LIMIT} converter 20 is connected to an adjustable current source 32 which produces the control current I_{LIMIT}/n that establishes the value of V_{LIMIT} on conductor 21.

While the invention has been described with reference to several particular embodiments thereof, those skilled in the art will be able to make the various modifications to the described
5 embodiments of the invention without departing from the true spirit and scope of the invention.

It is intended that all elements or steps which are insubstantially different or perform substantially the same function in substantially the same way to achieve the same result as what is claimed are within the scope of the invention.